

TFT LCD DISPLAY MODULE

Product Specification

Customer	Standard			
Model Number	UReady16600-LVDS			
	DMT066YYHLNT0-1A	Non-Touch		UReady 16600:
Ordering Part	DMT066YYHLNT0-1B	Non-Touch +	Bracket	
Number	DMT066YYHLCMI-1A	Touch		
	DMT066YYHLCMI-1B	Touch +	Bracket	
Customer Approval		Date:		

Internal Approvals						
Product Mgr	Doc. Control	Electr. Eng.				
Luo Luo	Filip Kaczorowski	Filip Kaczorowski				
Date: 06/06/18	Date: 06/06/18	Date: 06/06/18				



Revision Record

Rev.	Date	Page	Chapt.	Comment	ECR no.
1.0	06/06/18			Initial Release	
1.1	24/10/18	6	1.3	Part number correction.	
1.2	19/11/18	13	3.2.2	I/O Voltage level correction.	
1.3	07/08/19	21	3.4.2	Added the porch/blanking timings	



Table of Contents

1.0 GENERAL DESCRIPTION	5
1.1 Introduction	5
1.2 Main Features	5
1.2.1 TFT	5
1.2.2 PTC	6
1.3 Available Module Options	6
2.0 MECHANICAL SPECIFICATION	7
2.1 Mechanical Characteristics	7
2.2 Mechanical Drawing	8
3.0 ELECTRICAL SPECIFICATION	12
3.1 Absolute Maximum Ratings	12
3.1.1 TFT	12
3.1.2 PCT	12
3.2 Electrical Characteristics	13
3.2.1 TFT	13
3.2.2 PCT	13
3.3 Interface Pin Assignment	14
3.3.1 TFT Pin Assignment	14
3.3.2 PCT Pin assignment	16
3.4 TFT Timing Characteristics	17
3.4.1 LVDS 6-bit vs. 8-bit mode	17
3.4.2 LVDS input timing	19
3.4.3 Reset Timing Characteristics	21
3.5 PCT Timing Characteristics	22
3.5.1 Data transmission	24
3.5.2 Writing Data to GT911	24
3.5.3 Reading Data from GT911	24
4.0 OPTICAL SPECIFICATION	26
4.1 Optical Characteristics	26
5.0 LED BACKLIGHT SPECIFICATION	28
FORM DT-030 Iss 3 Product Specification Product Name: UReady1660	0-LVDS REV. 1.0

©2018 Densitron Technologies Limited. All rights reserved. Proprietary data

3 of 40

5.1 LED Backlight Characteristics	28
5.2 Internal Circuit Diagram	29
6.0 QUALITY ASSURANCE SPECIFICATION	30
6.1 Delivery Inspection Standards 6.1.1 Inspection Conditions	30 30
6.1.2 Environmental Conditions	30
6.1.3 Sampling Conditions	30
6.1.4 Zone Definition	31
6.1.5 Basic Principle	31
6.1.6 Inspection Criteria	32
6.2 Dealing with Customer Complaints	36
6.2.1 Non-conforming Analysis	36
6.2.2 Handling of Non-conforming Displays	36
7.0 RELIABILITY SPECIFICATION	37
7.1 Reliability Tests	37
8.0 HANDLING PRECAUTIONS	38
8.1 Handling Precautions	38
8.2 Storage Precautions	39
8.3 Designing Precautions	39
8.4 Operation Precautions	40
8.5 Other Precautions	40



1.0 General Description

1.1 Introduction

The UReady16600 is a colour active matrix TFT (Thin Film Transistor) LCD (liquid crystal display). This module is composed of a Transmissive type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 6.6" TFT-LCD contains 1440x240 pixels, and can display up to 16.7M colours. The unit can come in with touch capabilities and back mounting bracket.

1.2 Main Features

1.2.1 TFT

Item	Contents
Screen Size	6.6" Diagonal
Display Format	1440 x RGB x 240 Dots
N° of Colour	65K/262K/16.7M
Overall Dimensions	178.4 mm (H) x 40.0 mm (V)
Active Area	164.16 mm (H) x 27.36 mm (V)
Display Mode	Transmissive / Normally Black
Viewing Direction	All round
TFT Interface	6/8Bit LVDS
TFT Driver IC	2*HX8249+HX8678
Backlight Type	LED, White, 32 chips
Operating Temperature	-30C ~ +85°C
Storage Temperature	-40°C ~ +90°C
ROHS	Compliant to 2011/65/EU



1.2.2 PTC

Item	Contents
PCT Interface	I2C
Touch mode	Five points and Gestures
PCT Controller IC	GT911
Module Bonding Technology	Optical bonding between LCM and PCT

1.3 Available Module Options

The UReady16600 with the LVDS interface can come in four different options to best suit the customer's need. The following table outlines the main differences between each model and more detailed differences will be mentioned in the following document. Datasheets for individual items are also available on request.

Ordering Number	Touch (PCT)	Mounting Bracket
DMT066YYHLNT0-1A	No	No
DMT066YYHLNT0-1B	No	Yes
DMT066YYHLCMI-1A	Yes	No
DMT066YYHLCMI-1B	Yes	Yes



2.0 Mechanical Specification


2.1 Mechanical Characteristics


Item	Characteristic	Unit
Display Format	1440 x RGB x 240 Dots	Dots
Overall Dimensions	-	-
DMT066YYHLNT0-1A	178.4 mm (H) x 40.0 mm (V) x 3.35 mm (D)	mm
DMT066YYHLNT0-1B	178.4 mm (H) x 40.0 mm (V) x 8.75 mm (D)	mm
DMT066YYHLCMI-1A	190.0 mm (H) x 44.0 mm (V) x 5.27 mm (D)	mm
DMT066YYHLCMI-1B	190.0 mm (H) x 44.0 mm (V) x 10.6 mm (D)	mm
Active Area	164.16 mm (H) x 27.36 mm (V)	mm
Pixel Pitch	0.114 (H) x 0.114 (V)	mm
Weight	-	-
DMT066YYHLNT0-1A	55	g
DMT066YYHLNT0-1B	68	g
DMT066YYHLCMI-1A	85	g
DMT066YYHLCMI-1B	98	g





2.2 Mechanical Drawing

DMT066YYHLNT0-1A











3.0 Electrical Specification

3.1 Absolute Maximum Ratings

3.1.1 TFT

Item	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	V_{DD}	-0.3	4.0	V	-
Operating Temperature	T _{OP}	-30	+85	°C	1
Storage Temperature	T_{ST}	-40	+90	°C	1,2,3
Static Electricity	Be sure that you are grounded when handling displays.				

Note 1: 90% RH Max for Ta<50°C, and 60% RH for Ta≥50°C.

Note 2: In case of below 0°C, the response time of liquid crystal (LC) becomes slower and the colour of panel becomes darker than normal one. Level of retardation depends on temperature, because of LC's characteristics.

Note 3: Only operation is guaranteed at operating temperature. Contrast, response time, another display quality are evaluated at +25°C.

3.1.2 PCT

Item	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	V_{DD}	2.66	3.47	V	4
Operating Temperature	T _{OP}	-30	+85	°C	-
Storage Temperature	T_{ST}	-40	+90	°C	-

Note 4: If used beyond the absolute maximum ratings, GT911 may be permanently damaged. It is strongly recommended that the device be used within the electrical characteristics in normal operations. If exposed to the condition not within the electrical characteristics, it may affect the reliability of the device.



3.2 Electrical Characteristics

3.2.1 TFT

Item	Symbol	Min.	Тур.	Max.	Unit	Note
Supply Voltage	V_{DD}	2.7	3.3	3.6	V	
Normal mode Current	I _{DD}	-	75	-	mA	
High Level Input	VIH	0.7*V _{DD}	-	V _{DD} +0.3	V	
Low Level Input	V_{IL}	GND-0.3	-	0.3*V _{DD}	V	
High Level Output	V _{OH}	V _{DD} -0.4	-	-	V	
Low Level Output	V_{OL}	GND	-	GND+0.4	V	

3.2.2 PCT

Item	Symbol	Min.	Тур.	Max.	Unit	Note
Supply Voltage	V_{DD}	2.66	3.3	3.47	V	
Normal mode operating current	-	-	8	14.5	mA	
Green mode operating current	-	-	3.3	-	mA	
Sleep mode operating current	-	70	-	120	μΑ	
Doze mode operating current	-	-	0.78	-	mA	
Digital Input low voltage	VIL	-0.3	-	0.25*V _{DD}	V	
Digital Input high voltage	V_{IH}	0.75*V _{DD}	-	V _{DD} +0.3	V	
Digital Output low voltage	Vol	-	-	0.15*V _{DD}	V	
Digital Output high voltage	V _{OH}	0.85*V _{DD}	-		V	
Oscillation frequency	OSC	59	60	61	MHz	
I/O output rise time	-	-	14	-	ns	
I/O output fall time	-	-	14	-	ns	

Ambient temperature:25°C, VDD=2.8V, VDDIO=1.8V or VDDIO=VDD



3.3 Interface Pin Assignment

3.3.1 TFT Pin Assignment

No.	Symbol		nction		
1	STBYB	Enable IC. HIGH = 3.3V LOW = GN	ND		
2	RESET	Hardware Reset input. RC reset circuit is suggested for spull high.	RC reset circuit is suggested for stability (47k Ω + 0.1 μ F). Normally		
3	VDD	Digital supply voltage. Typical value of 3.3V.			
4	VDD	Digital supply voltage. Typical value of 3.3V.			
		6bit/8bit r	node select.		
5	SELB	SELB	Function		
5	JLLD	0	6 bit		
		1	8 bit		
6	GND	Ground of Logic Circuit. This is a ground pin, to be connected.	cted to external ground.		
7	GND	Ground of Logic Circuit. This is a ground pin, to be connected.	cted to external ground.		
8	RXINO-	Negative LVDS differential data input.			
9	RXIN0+	Positive LVDS differential data in	put.		
10	GND	Ground of Logic Circuit. This is a ground pin, to be connected.	Ground of Logic Circuit. This is a ground pin, to be connected to external ground.		
11	RXIN1-	Negative LVDS differential data in	nput.		
12	RXIN1+	Positive LVDS differential data in	put.		
13	GND	Ground of Logic Circuit. This is a ground pin, to be connected.	cted to external ground.		
14	RXCLKIN-	Negative LVDS differential clock i	input.		
15	RXCLKIN+	Positive LVDS differential clock in	iput.		
16	GND	Ground of Logic Circuit. This is a ground pin, to be connected.	cted to external ground.		
17	RXIN2-	Negative LVDS differential data in	nput.		
18	RXIN2+	Positive LVDS differential data in	put.		
19	GND	Ground of Logic Circuit. This is a ground pin, to be connected.	cted to external ground.		



No.	Symbol	Function
20	RXIN3-	Negative LVDS differential data input.
21	RXIN3+	Positive LVDS differential data input.
22	GND	Ground of Logic Circuit. This is a ground pin, to be connected to external ground.
23	NC	Not Connected. These pins are left not connected.
24	NC	Not Connected. These pins are left not connected.
25	NC	Not Connected. These pins are left not connected.
26	NC	Not Connected. These pins are left not connected.
27	NC	Not Connected. These pins are left not connected.
28	NC	Not Connected. These pins are left not connected.
29	GND	Ground of Logic Circuit. This is a ground pin, to be connected to external ground.
30	RL	Horizontal shift direction. (Note 1)
31	ТВ	Vertical shift direction. (Note 1)
32	ATREN	ATREN should be kept HIGH.
33	CSB	No connection.
34	SCL	No connection.
35	SDA	No connection.
36	VDD-OTP	7.5V for OTP program (Not connected).
37	LED-	LED backlight Negative Supply pin. These pins are to be connected to external source.
38	LED-	LED backlight Negative Supply pin. These pins are to be connected to external source.
39	LED+	LED backlight Positive Supply pin. These pins are to be connected to external source.
40	LED+	LED backlight Positive Supply pin. These pins are to be connected to external source.



Note 1:

Scan control input		Scanning direction	
RL	TB	Scanning direction	
VDD	VDD	Up to Down, Left to Right	
GND	VDD	Up to Down, Right to Left	
VDD	GND	Down to Up, Left to Right	
GND	GND	Down to Up, Right to Left	



3.3.2 PCT Pin assignment

No.	Symbol	Function
1	GND	Ground of Logic Circuit. This is a ground pin, to be connected to external ground.
2	NC	Not Connected. These pins are left not connected.
3	VDD	Digital supply voltage.
4	SCL	I2C Clock input.
5	SDA	I2C Data input and output.
6	INT	External interrupt to the host
7	RST	External Reset, Low is active
8	GND	Ground of Logic Circuit. This is a ground pin, to be connected to external ground.




3.4 TFT Timing Characteristics


Please refer to Himax IC HX8249 and HX8678 datasheet for more information.

3.4.1 LVDS 6-bit vs. 8-bit mode


 6-bit LVDS LVCLKP(R) LVCLKN(R) LV0P(R) R2 G2R7 R6 R4 R3 LV0N(R) LV1P(R) G7 G3 **B2** G6 G5 G4 LV1N(R) LV2P(R) DE VS HS **B**7 **B6 B5 B4** LV2N(R) LV3P(R) LV3N(R) Next Previous Current cycle cycle cycle

• 8-bit LVDS (VESA format)






3.4.2 LVDS input timing




LVDS wake up time






• LVDS input eye diagram

Single-ended: LVD [3:0]P, LVD [3:0]N



Differential: LVD [3:0]P-LVD [3:0]N




LVDS input timing parameters

Ev 25 mpar timing parameters					
Parameter	Symbol	Min.	Spec. Typ.	Max.	Unit
Clock frequency	FLVCYC	10	-	85	MHz
Clock period	TLVCYC	11.76	-	100	ns
1 data bit time	UI	-	1/7	-	TLVCYC
Clock high time	LVHW	2.9	4	4.1	UI
Clock low time	LVHW	2.9	3	4.1	UI
Position 1	TPOS1	-0.2	0	0.2	UI
Position 0	TPOS0	0.8	1	1.2	UI
Position 6	TPOS6	1.8	2	2.2	UI
Position 5	TPOS5	2.8	3	3.2	UI
Position 4	TPOS4	3.8	4	4.2	UI
Position 3	TPOS3	4.8	5	5.2	UI
Position 2	TPOS2	5.8	6	6.2	UI
Input eye width	TEYEW	0.6	-	-	UI
Input eye border	TEX	-	-	0.2	UI
LVDS wake up time	TENLVDS	-	-	150	μs



Symbol	Description	Min	Тур	Max	Unit
FDCLK	DCLK frequency	-	22	-	MHz
t _{hd}	Horizontal valid data	-	1440	-	DCLK
t _{hpw}	Hsync pulse width	-	2	-	DCLK
t _{hbp}	Hsync back porch	-	16	-	DCLK
t _{hfp}	Hsynch front porch	-	44	-	DCLK
t _h	1 horizontal line	-	1500	-	DCLK
t _{vd}	Vertical valid data	-	240	-	Н
t _{vpw}	Vsynch pulse width	-	2	-	Н
t _{vbp}	Vsynch back porch	-	5	-	Н
t _{vfp}	Vsynch front porch	-	31	-	Н
t _v	1 vertical field	-	276	-	Н

3.4.3 Reset Timing Characteristics




Signal	Parameter	Symbol	Min	Max	Unit
	Rested pulse width	tRW	10	-	μs
RESETB	Reset complete time	tRT	-	5	μs
	Positive spike noise width	tPNS	-	100	ns
	Negative spike noise width	tNNS	-	100	ns

VDD1=VDD2=2.7 to 3.6V, GND=0V, T_A =-40 to +95 °C



3.5 PCT Timing Characteristics

GT911 provides a standard I2C interface for SCL and SDA to communicate with the host. GT911 always severs as a slave device in the system with all communication being initialized by the host. It is strongly recommended that transmission is kept at or below 400Kbps. The I2C timing is shown below:



Test condition 1: 1.8V host interface voltage, 400Kbps transmission rate, 2k pull-up resistor

Parameter	Symbol	Min	Max	Unit
SCL low period	t _{lo}	1.3	-	μs
SCL high period	t _{hi}	0.6	-	μs
SCL setup time for Start condition	t _{st1}	0.6	-	μs
SCL setup time for Stop condition	t _{st3}	0.6	-	μs
SCL hold time for Start condition	t _{hd1}	0.6	-	μs
SDA setup time	t _{st2}	0.1	-	μs
SDA hold time	t _{hd2}	0	-	μs


Test condition 2: 3.3V host interface voltage, 400Kbps transmission rate, 2k pull-up resistor

Parameter	Symbol	Min	Max	Unit
SCL low period	t _{lo}	1.3	-	μs
SCL high period	t _{hi}	0.6	-	μs
SCL setup time for Start condition	t _{st1}	0.6	-	μs
SCL setup time for Stop condition	t _{st3}	0.6	-	μs
SCL hold time for Start condition	t _{hd1}	0.6	-	μs
SDA setup time	t _{st2}	0.1	-	μs
SDA hold time	t _{hd2}	0	-	μs




GT911 supports two I2C slave addresses: 0xBA/0xBB and 0x02/0x29. The host can select the address by changing the status of Reset and INT pins during the power-on initialisation phase. See the diagram below for configuration methods and timings:


Power-on Timing:



Timing for host resetting GT911:




Timing for setting slave address to 0x28/0x29:





Timing for setting slave address to 0xBA/0xBB:



3.5.1 Data transmission

(For example: device address is 0xBA/0xBB)


Communication is always initiated by the host. Valid Start condition is signalled by pulling SDA line from "high" to "low" when SCL line is "high". Data flow or address is transmitted after the Start condition.

All slave devices connected to I2C bus should detect the 8-bit address issued after Start condition and send the correct ACK. After receiving matching address, GT911 acknowledges by configuring SDA line as output port and pulling SDA line low during the ninth SCL cycle. When receiving unmatched address, namely, not 0xBS or 0xBB, GT911 will stay in an idle state.

For data bytes on SDA, each of 9 serial bits will be sent on nine SCL cycles. Each data byte consists of 8 valid data bits and one ACK or NACK bit sent by the recipient. The data transmission is valid when SCL line is "high".

When communication is completed, the host will issue the STOP condition. Stop condition implies the transition of SDA line from "low "to "high" when SCL line is "high".

3.5.2 Writing Data to GT911



The diagram above displays the timing sequence of the host writing data onto GT911. First the host issues a Start condition. Then, the host sends 0xBA (address bits and R/W bit; R/W bit as 0 indicates Write operation) to the slave device.

The location of the register address pointer will automatically add 1 after every Write Operation. Therefore, when the host needs to preform Write Operations on a group of registers of continuous addresses, it can write continuously. The Write Operation s terminated when the host issues the Stop condition.

3.5.3 Reading Data from GT911



The diagram above is the timing sequence of the host reading data from GT911. First, the host issues a start condition and sends 0xBA (address bits and R/W bit; R/W bit as 0 indicates Write operation) to the device.

After receiving ACK, the host ends the 16-bit register address (where reading starts) to the slave device. Then the host sets register addresses which need to be read.

Also after receiving ACK, the host issues the Start condition once again and sends 0xBB (Read Operation). After receiving ACK, the host starts to read data.

GT911 also supports continuous Read Operation and, by default, reads data continuously. Whenever receiving a byte of data, the host sends an ACK signal indicating successful reception. After receiving the last byte of data, the host sends a NACK signal followed by a STOP condition which terminates communication.



4.0 Optical Specification

4.1 Optical Characteristics

Measuring instruments: LCD-5100, Eldim, Topcon BM-7

Driving condition: $V_{DD} = 3.3V$, $V_{SS} = 0V$

Backlight: IF = 75mAMeasured temperature: Ta = $25^{\circ}C$

Charact	teristics	Symbol	Conditions	Min	Тур	Max	Unit	Note
Respons	e time	TR+TF	θ=Φ=0°	-	25	-	ms	2
Contra	st Ratio	CR	Normal Viewing Angle	600	800	-	-	3
Unifo	rmity	S(%)		-	60	-	%	
<u>e</u>	Left	θL		-	80	-		
Viewing Angle	Right	θR	CP>10	-	80	-	deg	4
ewing	Up	θU	CR≥10	-	80	-	ueg	4
Š	Down	θD		-	80	-		
	Red	Rx	CR≥10	0.552	0.592	0.632	-	5
		Ry		0.287	0.327	0.367		
Colour Chromaticity		Gx		0.319	0.359	0.399		
roma	Green	Gy		0.553	0.593	0.633		
ır Ch	Blue	Вх	CN210	0.108	0.148	0.188		3
Color	blue	Ву		0.061	0.101	0.141		
	White	Wx		0.271	0.311	0.351		
	vviiite	Wy		0.293	0.333	0.373		
Centre Brightness		-	-	-	-	-	-	
DMT066YYHLNT0-1A/B			900	1000	-	Cd/m ²	6	
DMT066YYHLCMI-1A/B			850	900	-	Cd/m ²	6	
Brightne	ss Distrib	ution		80	-	-	%	7



Note	Item	Test method
1	Setup	The display should be stabilised at a given temperature for 30 minutes to avoid abrupt temperature change during measuring. To stabilise the luminance, measurements should be executed after lighting the backlight for 30 minutes in a windless room. Display Center of the Screen Photometer (TOPCONBM-7Fast) Light Shield Room (Ambient Luminance < 1 lux)
		' I
2	Response time	Measure output signal waveform by the luminance meter when raster of window pattern is changed from white to black and from black to white. White Black White White 100% 90% 10% Black TON TOFF
3	Contrast ratio	Measure maximum brightness and minimum brightness at the centre of the screen by displaying raster or window pattern. Then calculate the ratio between these two values. Brightness of unselected position (white) Contrast Ratio (CR) = Brightness of selected position (black)
4	Viewing angle Horizontal θ Vertical Ø	Move the luminance meter from right to left and up and down and determinate the angles where contrast ratio is 10
5	Colour chromaticity	Measure chromaticity coordinates x and y of CIE1931 colorimetric system
6	Brightness distribution	(Brightness distribution) = 100 x B/A % A: max. brightness of the 9 points B: min. brightness of the 9 points



5.0 LED Backlight Specification

5.1 LED Backlight Characteristics

The back-light system is edge-lighting type with 32 chips LED


Characteristics	Symbol	Min	Тур.	Max	Unit	Note
Forward Current	I _F	60	80	-	mA	
Forward Voltage	V _F	-	25.6	-	V	
LCM Luminance at 60mA	-	-	-	-	-	-
DMT066YYHLNT0-1A/B	LV	800	900	-	Cd/m ²	3
DMT066YYHLCMI-1A/B	LV	800	850	-	Cd/m ²	3
LCM Luminance at 80mA	-	-	-	-	-	-
DMT066YYHLNT0-1A/B	LV	900	1000	-	Cd/m ²	3
DMT066YYHLCMI-1A/B	LV	850	900	-	Cd/m ²	3
LED life time	Hr	-	50000	-	Hour	1,2
Uniformity	Avg	80	-	-	%	3

Note 1: LED life time (Hr) can be defined as the time in which it continues to operate under the condition: $Ta=25\pm3$ °C, typical IL value indicated in the above table until the brightness becomes less than 50%.


Note 2: The "LED life time" is defined as the module brightness decrease to 50% original brightness at Ta=25°C and IL=80mA. The LED lifetime could be decreased if operating IL is larger than 80mA. The constant current driving method is suggested.

Note 3: Luminance Uniformity of these 9 points is defined as below:





5.2 Internal Circuit Diagram





6.0 Quality Assurance Specification

6.1 Delivery Inspection Standards

6.1.1 Inspection Conditions

Inspection distance: 30 cm ± 2cm

Viewing angle: ±45°

6.1.2 Environmental Conditions

Ambient temperature: $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ Ambient humidity: $65\pm10\%$ RH Ambient illumination: $300^{\sim}700$ lux

6.1.3 Sampling Conditions

1. Lot size: quantity of shipment lot per model


2. Sampling method:

Campl	ing plan	GB/T 2828-2003		
Sampling plan		Normal inspection, Class II		
AQL	Major Defect	0.65%		
	Minor Defect	1.5%		

No.	Items to be inspected	Criteria	Classification of defects
1	Functional defects	 No display, Open or miss line Display abnormally, Short Backlight no lighting, abnormal lighting. TP no function 	Major
2	Missing	Missing component	
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed	
4	Colour tone	Colour unevenness, refer to limited sample	
5	Spot Line defect	Light dot, Dim spot, Polarizer bubble; Polarizer accidented spot.	Minor
6	Soldering appearance	Good soldering, peeling off is not allowed.	
7	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.	



6.1.4 Zone Definition



Zone A: Effective Viewing Area (Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C: Outside (ZoneA+ZoneB) which can't be seen after assembly by customer.

Zone D: IC Bonding Area


Note: Generally, visual defects in Zone C can be ignored when it doesn't affect product function or appearance after assembly by customer.

6.1.5 Basic Principle

A set of sample to indicate the limit of acceptable quality level shall be discussed should a dispute occur.



6.1.6 Inspection Criteria





Number	Items	Criteria (mm)					
2.0	Spot defects	① Light dot (LCD/TP/Polarizer black/white spot, light dot, pinhole, dent, stain)					
	•	6: (-	Ac			
	Y	Size (mm)	Zone	А	В	С	
	X	Ф≤0.10		Igno	re		
	Ф=(X+Y)	0.10<Φ≤0.25		4(distance			
	/2	0.25<Φ≤0.35		3	Ignore		
		Ф>0.4		0			
		②Dim spot (LCD	/TP/Pola	rizer dim dot, lig	ht leakage, dar	rk spot)	
		Size (mm)	Zone	Ac	ceptable Qty		
		3120 (11111)	20110	А	В	С	
		Ф≤0.1		Igno	re		
		0.10<Φ≤0.	25	4(distance	Ignore		
		0.25<Φ≤0.35		3	S		
		Φ>0.40		0			
		③ Polarizer accidented spot					
		Size (mm)	Zone	Ac	ceptable Qty		
		Size (IIIIII)	20116	А	В	С	
		Ф≤0.2		Igno	Ignore		
		0.3<Φ≤0.5		3(distance			
		Ф>0.5		1			
		4 Pixel bad poir	nts (light				
		Size (mm)	Zone	Ac Ac	ceptable Qty B	С	
		Ф≤0.15		Ignore	D	C	
		0.2<Φ≤0.3		2(distance≧1		re	
		Ф>0.4		0mm)		ЛЕ	
		⑤ Polarizer Bub	ble	_			
		Size (mm)	Zone		ceptable Qty		
				A	В	С	
		Φ≤0.2 0.3<Φ≤0.4		Igno 4(distance	Ignore		
		0.4<Φ≤0.5		3			
		Ф>0.5		1			



3.0	Line defect (LCD/TP/ Polarizer	Width (mm) Longth (mm)		Acceptable Qty				
		Width (mn	n)	Length (mm)	А	В	С	
		Ф≤0.05		Ignore	Ignore			
	black/ white	0.05 <w≤0.< td=""><td>06</td><td>L≤5.0</td><td>N</td><td>≤2</td><td>Ignore</td></w≤0.<>	06	L≤5.0	N	≤2	Ignore	
	line, scratch,	0.07 <w≤0.< td=""><td>08</td><td>L≤4.0</td><td>N</td><td>≤2</td><td></td></w≤0.<>	08	L≤4.0	N	≤2		
	stain)	0.08 <w defin<="" td=""><td>efine as sp</td><td>ot defect</td><td></td></w>			efine as sp	ot defect		
4.0	SMT		Do not allow: missing parts, solderless connection, cold solde joint, miss match, the positive and negative polarity oppose					
5.0	Display colour & Brightne ss	st 2. Bright	 Colour: Measuring the colour coordinates, The measurement standard according to the datasheet or samples Brightness: Measuring the brightness of White screen, The measurement standard according to the datasheet or Samples 					
6.0	LCD Mura			By 5% ND f	ilter invisib	le		
7.0	RTP Related	TP bubble/ accidented spot						
		Size	Zone		Acceptal	ole Qty		
		Φ(mm)		А		В	С	
		Ф≤0.1			Ignore			
		0.1<Φ≤0.25		4(distance≧ 10mm)			Ignore	
		0.25<Φ≤0.35		3			ignore	
		0.4<Ф		1				
		TP film scratch						
		VA/: altila/mama		Length Acceptable Qt		Qty		
		Width(m	m)	(mm)	А	В	С	
		Ф≤0.05		Ignore	Ign	ore		
		0.05 <w≤0.06< td=""><td>L≤5.0</td><td>Ns</td><td></td><td>Ignore</td></w≤0.06<>		L≤5.0	Ns		Ignore	
		0.07 <w≤0.08< td=""><td>L≤4.0</td><td colspan="3">N≤2</td></w≤0.08<>		L≤4.0	N≤2			
		0.08 <w< td=""><td colspan="4">Define as spot defect</td></w<>		Define as spot defect				
		Assembly deflection		Beyond the edge of backlight ≤0.2mm				
		Pulgo	The ITO film plumped below 0.4 acceptable			Omm is		
		Bulge (undulation included)					<0.4mm	



Number	Items		Criteria (mm)				
5.0	RTP Related	Newton Ring	area no	t accepta	ea>1/3 TP able ea≤1/3 TP		
							<i>\$</i> \$\$\$
		TP corner	Χ	Υ	Z		ı
		broken X: length Y: Width	X≤3.0 mm	Y≤3.0 mm	Z< LCD thickness	Z	Y
	Z: Height			Circuitry broken is not allowed			
		TP edge	Χ	Υ	Z		
	brok	broken X: length	X≤6.0 mm	Y≤2.0 mm	Z< LCD thickness		Z
	Y: Width Z: Height		Circu	uitry brok allowe	en is not		

• Criteria (functional items)

Number	Items	Criteria
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed
5	TP no function	Not allowed



6.2 Dealing with Customer Complaints

6.2.1 Non-conforming Analysis

Purchaser should supply Densitron with detailed data of non-conforming sample.

After accepting it, Densitron should complete the analysis in two weeks from receiving the sample. If the analysis cannot be completed on time, Densitron must inform the purchaser.

6.2.2 Handling of Non-conforming Displays

If any non-conforming displays are found during customer acceptance inspection which Densitron is clearly responsible for, return them to Densitron.

Both Densitron and customer should analyse the reason and discuss the handling of non-conforming displays when the reason is not clear.

Equally, both sides should discuss and come to agreement for issues pertaining to modification of Densitron quality assurance standard.



7.0 Reliability Specification

7.1 Reliability Tests

Test Item	Test Co	Sample Size	
High Temperature Operation	Ta = 85°C	3pcs	
Low Temperature Operation	Ta = -30°C	96 h	3pcs
High Temperature Storage	Tp = 90°C	96 h	3pcs
Low Temperature Storage	Tp = -40°C	96 h	3pcs
High Temperature & High Humidity Operation	60°C, 90% RH	96 h	3pcs
Thermal Shock (Non-operation)	-30°C, 30 min ← Change time:	3pcs	
ESD Test	C=150pF, R=330 Air: ±8KV, 5times; Co (Environment: 15°0	3pcs	
Vibration (Non-operation)	Frequency range: 10° Sweep: 10Hz~55Hz~1 direct X.Y.Z. (6 hours fo	3pcs	
Box Drop Test	1 Corner 3 E 80 cm (Me	1 box	

Note: Ta = ambient temperature, Tp= panel temperature

Notes


- 1. No dew condensation to be observed.
- 2. The function test shall be conducted after 4 hours storage at the normal temperature and humidity after removed from the test chamber.
- 3. No cosmetic or functional defects should be allowed.
- 4. Total current consumption should be less than twice the initial value.



8.0 Handling Precautions

8.1 Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If the liquid crystal touches your skin or clothes, wash it off immediately using soap and plenty of water
- 4) If pressure is applied to the display surface or its neighbourhood of the display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 5) The polarizer covering the surface of the display module is soft and easily scratched. Please be careful when handling the display module.
- 6) When the surface of the polarizer of the display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - a. Scotch Mending Tape No. 810 or an equivalent
- 2. Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.
- 3. Also, pay attention that the following liquid and solvent may spoil the polarizer:
 - Water
 - Ketone
 - Aromatic Solvents
- 7) Hold the display module very carefully when placing it into the system housing. Do not apply excessive stress or pressure to display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 8) Do not apply stress to the LSI chips and the surrounding molded sections.
- 9) Do not disassemble nor modify the display module.
- 10) Do not apply input signals while the logic power is off.
- 11) Pay sufficient attention to the working environments when handing display modules to prevent occurrence of element breakage accidents by static electricity.
 - Be sure to make human body grounding when handling display modules.
 - Be sure to ground tools to use or assembly such as soldering irons.
 - To suppress generation of static electricity, avoid carrying out assembly work under dry environments.



- Protective film is being applied to the surface of the display panel of the display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 12) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. If the display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 13) If electric current is applied when the display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

8.2 Storage Precautions

- 1) When storing display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps, etc. and, also, avoiding high temperature and high humidity environments or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Densitron) At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- 2) If electric current is applied when water drops are adhering to the surface of the display module, when the display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

8.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighbouring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the display module, fasten the external plastic housing section.
- 7) If power supply to the display module is forcibly shut down by such errors as taking out the main battery while the display panel is in operation, we cannot guarantee the quality of this display module.



8.4 Operation Precautions

- 1) It is indispensable to drive the display within the specified voltage limit since excessive voltage shortens its life.
- 2) Direct current causes an electrochemical reaction with remarkable deterioration of the display quality. Consider prevent direct current during ON/OFF timing and during operation.
- 3) Response time is extremely delayed at temperatures lower than the operating temperature range while, at high temperatures, displays become dark. However, this phenomenon is reversible and does not mean a malfunction or a display that has been permanently damaged.
- 4) To protect display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the display modules.
 - Pins and electrodes
 - Pattern layouts such as the FPC
- 5) When the driver is being exposed (COG), semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if the driver is exposed to light, malfunctioning may occur.
 - Design the product and installation method so that the driver may be shielded from light in actual usage.
 - Design the product and installation method so that the driver may be shielded from light during the inspection processes.
- 6) Although the display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 7) We recommend you construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.

8.5 Other Precautions

Request the qualified companies to handle industrial wastes when disposing of the display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.